

WHAT IS CLAIMED IS:

Sub A

1. A circuit, comprising a comparator having an output and a pair of inputs, wherein the pair of inputs are adapted to receive an output signal produced from the circuit and a reference voltage forwarded to the circuit, and wherein the output is coupled to a pull-down transistor that is connected to one of the pair of inputs.

Sub b

2. The circuit as recited in claim 1, wherein said one of the pair of inputs is coupled to receive the output signal.

Sub C

10 3. The circuit as recited in claim 1, wherein the positive input of the pair of inputs is adapted to receive the output signal and the negative input of the pair of inputs is adapted to receive the reference voltage.

Sub a 2

15 4. The circuit as recited in claim 1, wherein the pull-down transistor comprises a gate conductor and a source-to-drain current path formed between said one of the pair of inputs and a ground supply voltage whenever a voltage of the output signal coupled to the gate conductor exceeds the reference voltage.

Sub b

20 5. The circuit as recited in claim 1, further comprising a current source coupled in parallel with the pull-down transistor between said one of the pair of inputs and a ground supply voltage.

Sub a 3

25 6. The circuit as recited in claim 1, further comprising a pull-up transistor having a gate conductor and a source-to-drain current path formed between a power supply voltage and said one of the pair of inputs whenever a voltage of an input signal coupled to the gate conductor exceeds a voltage of the output signal by a threshold voltage of the pull-up transistor.

*Cont
Sub A*

7. A system for adjusting the pulse width of an output signal, comprising:
22 1/2%
a circuit for maintaining a reference voltage between the positive and negative voltage peaks of the output signal; and
%0
a comparator coupled to compare a voltage of the output signal to the reference voltage and, depending in part on the slew rate and/or gain of the comparator, for fixing the minimum voltage of the output signal to a voltage approximately equal to the reference voltage whereby the pulse width of the output signal varies in proportion to changes in the reference voltage.

Sub C

8. The system as recited in claim 7, wherein the output signal comprises a duty cycle that varies in proportion to changes in the reference voltage.

9. The system as recited in claim 7, wherein the circuit is adapted to increase the reference voltage and thereby cause a corresponding decrease in the pulse width and a duty cycle of the output signal.

10. The system as recited in claim 7, wherein the circuit is adapted to decrease the reference voltage and thereby cause a corresponding increase in the pulse width and a duty cycle of the output signal.

Sub A4

11. The system as recited in claim 7, wherein the lesser voltages of the output signal are chopped and removed at the reference voltage.

12. The system as recited in claim 7, wherein the slew rate and/or gain of the comparator is predetermined to preclude a voltage of the output signal from being less than the reference voltage.

Cmt Sub A 4

13. The system as recited in claim 7, further comprising a pull-down transistor having a gate conductor and a source-to-drain current path, wherein the gate conductor is coupled to receive an output from the comparator and the source-to-drain current path is maintained during times when the reference voltage is maintained at approximately a midline voltage between the positive and negative voltage peaks of the output signal.

Sub C 10

14. The system as recited in claim 13, wherein the comparator comprises a predefined slew rate and/or gain so that an output voltage from the comparator will not go below a threshold voltage of the pull-down transistor.

Sub C 15

15. The system as recited in claim 7, further comprising an optical signal transmitter coupled to receive the output signal.

Sub C 20

16. A method for regulating a duty cycle of an output signal, comprising presenting the output signal into a comparator for comparing the output signal to a predetermined reference voltage and feeding back the results of the comparison to a pull-down transistor that chops the output signal between a periodic and symmetric positive peak voltage value and the reference voltage, whereby the time at which positive peak voltage value extends above the reference voltage is directly proportional to the duty cycle of the output signal.

Sub C 25

17. The method as recited in claim 16, wherein said presenting comprises connecting a positive input of a comparator to a conductor that receives the output signal and connecting a negative input of a comparator to a conductor that receives the reference voltage.

Sub C 30

18. The method as recited in claim 16, wherein said feeding back comprises forwarding a voltage that remains above a threshold voltage of a pull-down transistor from the comparator to a gate conductor of the pull-down transistor to ensure the pull-down transistor is always active.

Cmt
Sub
R5

19. The method as recited in claim 16, wherein said feeding back comprises chopping a negative-going waveform of the output signal to a steady state said reference voltage that, if variable, changes the pulse width and duty cycle of the output signal.

5

With respect to the above patent application, it is acknowledged that the same may be subject to a reexamination proceeding or other administrative proceeding before the United States Patent and Trademark Office, and that the outcome of such proceeding may affect the validity of the claims of the patent. It is further acknowledged that the above patent application may be abandoned, withdrawn, or otherwise discontinued by the applicant.